Implementation of Fuzzy Logic in FPGA for Maze Tracking of a Mobile Robot Based on Ultrasonic Distance Measurement

Indar Sugiarto¹, Lauw Lim Un Tung², Mohammad Ismail Rahman³

 ^{1,2,3} Department of Electrical Engineering - Petra Christian University Jl. Siwalankerto 121-131, Surabaya, Indonesia – 60236 Tel: +62-31-2983112, Fax: +62-31-8436418
 Email: indi@petra.ac.id, tung@petra.ac.id, bluesky 21@yahoo.com

ABSTRACT

This paper describes an application of fuzzy logic to solve the problem of an autonomous mobile robot in tracking the path within a maze. The robot equipped with ultrasonic transceivers to measure the distance between robot and the wall. The information of distance then will be processed using fuzzy-based algorithm and implemented in two chips FPGA. The FPGA has responsibility to formulize the rule of the fuzzy and generate the PWM signals for robot's motors as the result of fuzzy inference. Implementing all necessary fuzzy logic algorithms will require many FPGA resources. Therefore, we use two FPGAs: XC4010E and XC4005XL. The first one for the fuzzification and rule base evaluation, and it consumes 98% of its resources (CLBs). The second one for defuzzification and PWM output generation, which utilizes 78% of all its CLBs. By implementing fuzzy logic using FPGA, the robot achieves relatively safe tracking the path in real-time sense.

Keywords: Fuzzy Logic, Autonomous Mobile Robot, FPGA, Ultrasonic Distance Measurement

ABSTRAK

Dalam paper ini dijelaskan aplikasi logika fuzzy pada robot bergerak untuk mencari jalan keluar dalam sebuah labirin. Robot dilengkapi dengan pemancar dan penerima ultrasonic sebagai pengukur jarak antara robot dengan dinding labirin. Informasi berupa jarak tersebut kemudian diproses menggunakan algoritma fuzzy yang diimplementasikan dalam dua buah FPGA. FPGA bertanggungjawab dalam memformulasikan aturan dari logika fuzzy yang digunakan dan membangkitkan sinyal-sinyal PWM untuk mengendalikan motor robot sebagai hasil dari proses inferensi. Untuk mengimplementasikan semua fungsi-fungsi logika fuzzy, dibutuhkan banyak sekali sumber daya FPGA. Karenanya kami menggunakan dua buah FPGA: XC4010E dan XC4005XL. Komponen FPGA yang pertama, yakni XC4010E, digunakan secara khusus untuk proses fuzzification dan menggunakan 98% dari sumber daya FPGA yang berupa CLB. Komponen FPGA yang kedua, yakni XC4005XL, digunakan untuk proses defuzzification serta pembangkitan sinyal PWM, dan menggunakan 78% dari total CLB yang tersedia. Dengan mengimplementasikan logika fuzzy menggunakan FPGA, robot dapat menelusuri jalur labirin secara real-time dengan lebih aman.

Kata kunci: Fuzzy Logic, Robot Bergerak Otomatis, FPGA, Pengukur Jarak Ultrasonic

INTRODUCTION

Control system using fuzzy logic for mobile robot gained its popularity since initial development in early 1990. Until now, this relatively new application of intelligent robot has become intensively pursued in research. A mobile robot is an autonomous robot with capability to move itself freely according to its predetermined program. This ability to move can be classified into two main categories: robot with predetermined/planned trajectory, and robot with 'instinct' to avoid obstacles by observing its environment. Therefore, there are two major approaches taken to intelligent robot design [1]. One emphasizes stored internal state and the other depends on local sensor information. The first (often referred to as the classical approach) assumes that an intelligent robot needs a significant number of world models, including models of its perceptual environment, models of other agents, and models of itself. The second approach (often referred to as the reactive approach) views robots as a collection of relatively independent (primitive) behaviors that are largely sensor driven and require minimal modeling. In this project, we implemented the second approach for a mobile robot with capability to avoid walls within a maze. We used method such as described in [2] except that we use FPGA to implement fuzzy logic and combined with microcontroller for controlling the robot. The robot was equipped with three ultrasonic sensors and distances between the robot and the walls were measured as input information for the fuzzy control. Sensors are in the left, right and mid-side of robots front part.

Note: Discussion of this paper must be submitted before December 1st, 2008. The proper discussion will be published in Electrical Engineering Journal volume 9, number 1, March 2009.

Fuzzy methodologies is used for motion planning in unknown path using fuzzy rules and for coordinating different types of reactive behaviors. Fuzzy logic is used here because we try to simulate human-like approach rather than exact-mathematical formulation for mobile robot control system [3]. Using this fuzzy approach, the robot can steer left, right, or straight with its speed can be controlled automatically. The overall architecture of the approach is schematically illustrated in Figure 1.



Figure 1. The architecture of the mobile robot. It is equipped with a learning capability through its environment sensing.

The remainder of this paper is organized as follows. In Section 2, we introduce our proposed distance measurement with ultrasonic sensors for a mobile robot. In Section 3, we review the necessary fuzzy terminology. In Section 4, we examine the implemented fuzzy approach with FPGA and the section 5 is final comments and our plans for future work.

APPROACH AND METHOD

Mobile Robot with Ultrasonic Sensors

Ultrasonic transducers can be used as distance measurement devices, which can give relatively high accuracy, especially for short distance measurement requirement [4]. Figure 2 shows the configuration of sensors within the robot.



Figure 2. The configuration of sensors within robot body.

An ultrasonic distance measurement system was designed using microcontroller 89C51. This microcontroller was equipped with ultrasonic transceiver and a counter circuit. The transceiver sensors worked with sound wave, which is modulated and propagated in the frequency of 40 kHz. The designed circuit can be used to detect distances between 3 cm and 1 m. To measure longer or shorter distances, the sensors circuit must be modified. Here is the block diagram of the distance measurement system.



Figure 3. Transceiver circuit for distance measurement.

The system works as follows. Microcontroller 89C51 will generate start command for both modulator circuit and counter circuit. Modulator circuit will start generate modulated ultrasonic wave and transmit it, meanwhile the counter start to count. Immediately after the comparator circuit receives the amplified ultrasonic wave, which is received from the environment as the reflected wave, the counter circuit will stop. The amount of bits counted by the counter is equivalent with twice of distance measured. The 89C51 then calculated the correct distance from the counter and sent the result to the FPGA for further calculation.



Figure 4. Model of transceiver's signals.

Two motors in the bottom of robot body receive the amplified signal from the FPGA. These signals are PWM signal that are correspond to the direction and speed of the motors.

Fuzzy Logic Approach

Fuzzy control is one of the most well known applications of fuzzy logic. Fuzzy control is conclusion based on rules [5,6,7]. A fuzzy IF-THEN rule R is symbolically expressed as:

R: IF <fuzzy criteria> THEN <fuzzy conclusion>

where <fuzzy criteria> and <fuzzy conclusion> either are atomic or compound fuzzy propositions. Such a rule can be seen as a causal relation between measurements and control values of the process. A rule base contains all the fuzzy rules that are needed for an inference mechanism to provide conclusions (control signals) from input signals.

The process of fuzzification includes three 6-bit inputs from ultrasonic sensor counter left, right, and the front, which represent the distance between the robot and the wall. The chosen membership functions are trapezoid and triangles with labels: far (fa), medium (me), and near (ne). The following figures demonstrate the membership function for the three inputs:



Figure 5. Membership functions for left and right inputs.



Figure 6. Membership function for the front side input.

One of the limitations in our design is the capacity of the FPGA's logic resources. For that reason, we use singleton membership function for the output. Figure 7 shows the membership function for the output of the fuzzy logic system.



Figure 7. Membership functions for the output of the fuzzy logic system.

The next process is Rule Evaluation to relate the fuzzy input and output. The following is the fuzzy rule base table. This rule will yield fuzzy relation as shown in figure 8.

Table 1. Formed Fuzzy Rule Base.

| | Inputs | | Output | | |
|--------|--------|--------|--------|--------|--|
| Left | Front | Right | Left | Right | |
| Sensor | Sensor | Sensor | Motor | Motor | |
| Near | Near | Near | Fast | Slow | |
| Near | Far | Near | Slow | Slow | |
| Medium | Near | Near | Medium | Fast | |
| Medium | Far | Near | Medium | Medium | |
| Far | Near | Near | Slow | Fast | |
| Far | Far | Near | Slow | Medium | |
| Near | Near | Medium | Fast | Medium | |
| Near | Far | Medium | Medium | Medium | |
| Medium | Near | Medium | Slow | Fast | |
| Medium | Far | Medium | Medium | Medium | |
| Far | Near | Medium | Slow | Fast | |
| Far | Far | Medium | Medium | Medium | |
| Near | Near | Far | Fast | Slow | |
| Near | Far | Far | Medium | Slow | |
| Medium | Near | Far | Fast | Medium | |
| Medium | Far | Far | Fast | Fast | |
| Far | Near | Far | Fast | Medium | |
| Far | Far | Far | Fast | Fast | |



Figure 8. Fuzzy relation between input sensors and: (a) left motor output, and, (b) right motor output.

The aggregation used in the proposed method is the maximum aggregation. It means that the maximum value is taken from rules where the rule with the same label has the maximum values. The inference method that is adopted by our system uses the method of Center of Gravity (COG)[6,11]:

$$Crisp \ Output = \frac{\sum_{i} (fuzzy \ output_{i}) \times \begin{pmatrix} Singleton \ position \\ on \ x \ axis_{i} \end{pmatrix}}{\sum_{i} (fuzzy \ output_{i})}$$
(1)

FPGA IMPLEMENTATION

FPGA (Field Programmable Gate Array) is a programmable device, which can be configured and programmed using HDL (Hardware Description Language) method. For our research, we use two FPGA from Xilinx: XC4010E and XC4005XL. Prior to the implementation of the system, we assumed that the XC4010E solely will not enough in providing all necessary resources. Later in the implementation step, our assumption was proven correct. The XC4010E is used mainly for fuzzification and rule base evaluation. The XC4005XL is used for defuzzification and PWM output generation.

Basically, both XC4010E and XC4005XL have the same internal structure. Both are SRAM type FPGA, means that the content of the FPGA will loss when the electric power of the device is disconnected from the source. XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). CLBs provide the functional elements for constructing the user's logic, while IOBs provide the interface between the package pins and internal signal lines. The following figure shows the general architecture for the XC4000 family of Xilinx FPGA.



Figure 9. The basic building blocks for XILINX XC4000 FPGAs.

To program the FPGA, we used VHDL (Very High Speed Integrated Circuit Hardware Description Language) for modeling and synthesis. After the VHDL program was written, it will go through several steps of synthesize and implementation. We software Xilinx Foundation used 2.1i for synthesizing and implementation. The result of the implementation step is a bitstream data that need to be downloaded into the FPGA. Alternatively, this bitstream may be stored in an external EPROM for standalone application. Figure 10 shows how the interconnection between both FPGAs with the rest of the system.



Figure 10. Block diagram of the system.

In our research, we use degree of membership function of up to 15 (see figures 5 and 6) to simplify the calculation by the FPGA. The distance is limited to 63 cm in order to fit the variable bits. From the figures 5 and 6, it must be determined 10 equations for the curves using the following line equation:

$$Y - Y1 = m(X - X1)$$
 (2)

For example, for segment line number 2 in figure 5 we will get:

m = -1, so : Y - 15 = -1 (X - 15)or : Y = 30 - X, for 15 < X < 30

Using the method described above, we got the membership function equation for left and right inputs as follows:

| | ſ | 15 | , for $X \le 15$ |
|---|-------------------|--------|----------------------------------|
| N | $\left\{ \right.$ | 30 - X | , for $15 < X < 30$ |
| E | l | 0 | , for $X \ge 30$ |
| | ſ | X-15 | , for $15 < X < 30$ |
| м | J | 45 – X | , for $30 < X < 45$ |
| E |) | 0 | , for X \leq 15 or X \geq 45 |
| | l | 1 | , for $X = 30$ |
| | ſ | X - 30 | , for $30 < X < 45$ |
| F | $\left\{ \right.$ | 15 | , for $45 \le X$ |
| А | | 0 | for $X < 32$ |

The membership function equation for the front side input is described as follows:

$$\begin{array}{c} {}_{\mathrm{E}}^{\mathrm{N}} & \left\{ \begin{array}{c} 15 & , \mbox{for } X \leq 30 \\ 45 - X & , \mbox{for } 30 < X < 45 \\ 0 & , \mbox{for } X \geq 45 \\ \end{array} \right. \\ {}_{\mathrm{F}}^{\mathrm{F}} & \left\{ \begin{array}{c} 0 & , \mbox{for } X \leq 30 \\ X - 30 & , \mbox{for } 30 < X < 45 \\ 15 & , \mbox{for } X \geq 45 \end{array} \right. \end{array} \right.$$

The following script shows how these equations must be written in term of VHDL for FPGA programming, for example is the label NE:

```
ne_l: process (rst, clk, x)
     begin
      if (rst='1') then nel <=
"000000";
             elsif (clk'event and
clk='1') then
             if (x <= "001111") then
nel <= "001111";</pre>
                    elsif (x > "001111"
and x < "011110") then
      nel <= itobv((30-bvtoi(x)),6);</pre>
                    elsif (x >=
              "011110") then nel <=
              "000000";
             end if;
       end if;
     end process;
```

The following table shows the simulation result using software Xilinx Foundation 2.1i.

|--|

| Inp | uts (| cm) | | Simulation Result | | | | Manual Calculation | | Error (%) | | | | |
|-----|-------|-----|----------------|-------------------|-------|----------------|-------|-----------------------|----|-----------|-----|-----|-----|-----|
| Х | Y | Ζ | \mathbf{F}_1 | M_1 | S_1 | \mathbf{F}_2 | M_2 | S_2 | Kı | Kr | KıP | KrP | KıE | KrE |
| 63 | 63 | 63 | 15 | 0 | 0 | 15 | 0 | 0 | 51 | 51 | 55 | 55 | 7.2 | 7.2 |
| 63 | 63 | 3 | 0 | 0 | 15 | 0 | 15 | 0 | 4 | 28 | 5 | 30 | 20 | 6.6 |
| 63 | 3 | 63 | 15 | 0 | 0 | 0 | 15 | 0 | 51 | 28 | 55 | 30 | 7.2 | 6.6 |
| 3 | 63 | 63 | 0 | 15 | 0 | 0 | 0 | 15 | 28 | 4 | 30 | 5 | 6.6 | 20 |
| 3 | 3 | 3 | 15 | 0 | 0 | 0 | 0 | 15 | 51 | 4 | 55 | 5 | 7.2 | 20 |
| 39 | 63 | 10 | 0 | 6 | 9 | 0 | 9 | 0 | 14 | 33 | 15 | 30 | 6.6 | 10 |
| 33 | 23 | 33 | 3 | 0 | 12 | 12 | 3 | 0 | 14 | 46 | 15 | 50 | 6.6 | 8 |

Notes:

| • | X. | Y. | Ζ | : | inputs | from | right. | left. | front sens | sors |
|---|----|-----|---|---|--------|------|--------|-------|------------|------|
| | | - 7 | _ | - | | | | , | | |

| • F_1, M_1, S_1 : | maximum | aggregation | for | fast, |
|---------------------|-------------|---------------|--------|-------|
| | medium, and | slow to outpu | t left | |

- F₂, M₂, S₂ : maximum aggregation for fast, medium, and slow to output right
- $\label{eq:Kl} \bullet K_l, K_r \qquad : \mbox{ simulation result of COG calculation} \\ for \mbox{ output left and right}$
- $K_{l}P, K_{r}P$: manual calculation of COG for output left and right
- \bullet K_lE, K_rE $\,:\,$ error calculation of COG for motor left and right

After verifying that the software design is correct and it was simulated successfully (using both functional and timing simulation), we implement the design on the targeted FPGAs. The following table shows the implementation result from the experiment.

Table 3. The experiment result for direction of robot movement.

| Distance inputs (cm) | | | Duty | Duty | |
|----------------------|----|----------------------------------|-----------------------------------|--------------------|------------|
| Left Front Right | | Cycle of Left Motor (%) | Cycle of Right Motor (%) | Robot Direction | |
| 32 | 63 | 17 | 39 | 40 | Forward |
| 27 | 63 | 20 | 29.6 | 57.8 | Turn left |
| 24 | 63 | 24 | 29.6 | 29.6 | Forward |
| 20 | 63 | 27 | 29.6 | 29.6 | Forward |
| 13 | 63 | 63 | 43.7 | 6.25 | Turn right |
| 53 | 3 | 3 | 6.25 | 43.7 | Turn left |
| 13 | 13 | 43 | 67.1 | 10.9 | Turn right |
| 3 | 3 | 3 | 85 | 6.25 | Turn right |
| 3 | 53 | 3 | 6.25 | 6.25 | Forward |

It can be seen from table 3 that the implementation of the fuzzy control shows satisfactory result. However, it should be noted that in our system we did not provide any mechanism for stopping the mobile robot yet. The main goal of this research is to explore the performance of fuzzy logic that is implemented on FPGAs to control movement of a mobile robot. Therefore, the success parameters of this research rely on FPGA implementation information provided by the synthesizer. Xilinx Foundation 2.1i reported the following information as the result of implementation step.

Table 3. Implementation report for FPGA XC4010E

| Number of External IOBs | 55 out of 61 | 90% |
|------------------------------|----------------|------|
| Flops: | 36 | |
| Latches: | 0 | |
| Number of Global Buffer IOBs | 1 out of 8 | 12% |
| Flops: | 0 | |
| Latches: | 0 | |
| Number of CLBs | 395 out of 400 | 98% |
| Total CLB Flops: | 128 out of 800 | 16% |
| 4 input LUTs: | 784 out of 800 | 98% |
| 3 input LUTs: | 175 out of 400 | 43% |
| Number of PRI-CLKs | 1 out of 4 | 25% |
| Number of STARTUPs | 1 out of 1 | 100% |
| | | |

The Average Connection Delay for this design is: 6.309 ns

The Maximum Pin Delay is: 35.883 ns

The Average Connection Delay on the 10 Worst Nets is: 28.888 ns

| 49 out of 61 | 80% |
|----------------|---|
| 12 | |
| 0 | |
| 1 out of 8 | 12% |
| 0 | |
| 0 | |
| | |
| 153 out of 196 | 78% |
| 0 out of 392 | 0% |
| 0 out of 392 | 0% |
| 261 out of 392 | 66% |
| 3 out of 196 | 1% |
| | |
| 1 out of 8 | 12% |
| 1 out of 1 | 100% |
| | |
| | 49 out of 61 12 0 1 out of 8 0 0 153 out of 196 0 out of 392 0 out of 392 261 out of 392 3 out of 196 1 out of 8 1 out of 1 |

Table 4. Implementation report for FPGA XC4005XL

The Average Connection Delay for this design is: 2.940 ns The Maximum Pin Delay is: 11.402 ns The Average Connection Delay on the 10 Worst Nets is: 9.283 ns

It is shown above that, fuzzification and rule evaluation processes take time longer (twice) than defuzzification and PWM signals generation. Most of arithmetic procedures were carried on the first FPGA. The first FPGA also prone to critical time delay which is undesired for real time application. Fortunately, the frequency of PWM is very small so that those delays will not cause serious pulse defects.

CONCLUSION

This paper deals with the real-time navigation of a mobile robot in a maze using fuzzy approach to endow the robot with the human being ability to reason and avoid collision. The robot equipped with only rudimentary sensing capabilities using ultrasonic transceiver. In forming fuzzy rules, testing and experimental studies were utilized. A collision avoidance algorithm has been proposed in fuzzy logic term with partitioning the distances into three membership functions and yielding three singleton membership functions at its output. This algorithm has been validated in several models of maze with right angles without crossing section and has proven to give the robot the means of relatively safe in tracking the path. Implementation of fuzzy control using FPGA gives us attractive benefit in the way such easily configure the hardware to gain real-time performance. In contrary, the disadvantage emerges as the result of rounding the calculation result in term of binary digit. Furthermore, due to limited resources in the targeted FPGAs, we have to use two FPGAs in

our design. We employed low logic resources FPGA that in turn gave us several limitations as described in the section above. The first FPGA is dedicated for the fuzzification and rule base evaluation, and it consumes 98% of its resources (CLBs). The second FPGA is designed for defuzzification and PWM output generation, which utilizes 78% of all its CLBs. Future works may be focused on neurofuzzy mechanisms in order to generate fuzzy logic rules automatically [8,9,10]. In addition, it should be worthwhile to use high density FPGA in order to simplify the hardware and reduce complexity error due to misalignment of bits in arithmetic processes.

REFERENCES

- L. H. Tsoukalas, E. N. Houstis, and G. V. Jones, "Neurofuzzy Motion Planners for Intelligent Robots", *Journal of Intelligent and Robotic Systems* 19: 339–356, 1997.
- [2] Kemal POLAT, Seral ŞAHAN, Salih GÜNEŞ, "Finding Direction of a Mobile Robot Using Microcontroller Based Ultrasonic Distance Measuring Device And Fuzzy Logic", *IJCI Proceedings of International Conference on Signal Processing*, ISSN 1304-2386, Volume:1, Number:2, September 2003.
- [3] C. Fayad and P. Webb, "Optimized Fuzzy Logic Based on Algorithm for a Mobile Robot Collision Avoidance in an Unknown Environment", 7th European Congress on Intelligent Techniques & Soft Computing, Aachen, Germany, September 13-16, 1999.
- [4] Irving, Robert, *Sound and Ultrasonics*, Knopf, New York, 1959.
- [5] F. Martin McNeill, Ellen Thro, *Fuzzy Logic: A Practical Approach*, Academic Press Inc., 1994.
- [6] Bart Kosko, Neural Networks and Fuzzy Systems: A Dynamical Systems Approach to Machine Intelligence, Prentice-Hall International, Inc., 1992.
- [7] Patrik Eklund, Lena Kallin, Tony Riissanen, Fuzzy Systems, *Lecturer Notes*, Department of Computing Science - Umeå University, Sweden, 2000.
- [8] Felix Pasila, Indar Sugiarto, "Mamdani Model for Automatic Rule Generation of A MISO System", Proceeding of Seminar On Soft Computing, Intelligent Systems, And Information Technology, Petra Christian University, Indonesia, 2005.
- [9] Ajoy K. Palit, D. Popovic, "Fuzzy Logic Based Automatic Rule Generation and Forecasting of Time Series", *IEEE International Fuzzy Systems Conference Proceedings*, 1999.

- [10] Hossein Salehfar, Nagy Bengiamin, Jun Huang, "A Systematic Approach To Linguistic Fuzzy Modeling Based On Input-Output Data", *Proceedings of the 2000 Winter Simulation Conference*: 2000.
- [11] Hao Ying, *Fuzzy Control and Modeling Analytical Foundations and Applications*, the Institute of Electrical and Electronics Engineering, Inc.: 2000.